

**Difmicro Technolog**

**DIF81F934**

Datasheet

## Content

DIF81F934 Product characteristics.....	1
Pin Diagram.....	3
CPU Kernel.....	5
DEVICE OVERVIEW .....	5
MEMORY ORGANIZATION .....	10
Program Memory Organization .....	10
Data Memory Organization .....	10
GENERAL PURPOSE REGISTER FILE.....	11
SPECIAL FUNCTION REGISTERS.....	11
ELECTRICAL SPECIFICATIONS.....	16
DC Characteristics: DIF81F934 .....	18
Package Details .....	19



## DIF81F934 Product characteristics

### ● Special Microcontroller Features:

- Only 35 instructions to learn:
  - All single-cycle instructions except branches
- Operating speed:
  - DC–20 MHz oscillator/clock input
  - DC–200 ns instruction cycle
- Program Memory Read (PMR) capability
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

### ● Special single chip microcomputer function:

- Precision Internal Oscillator:
    - Factory calibrated to  $\pm 1\%$ , typical
    - Software selectable frequency range of 8 MHz to 125 kHz
    - Software tunable
    - Two-Speed Start-up mode
    - External Oscillator fail detect for critical applications
    - Clock mode switching during operation for power savings
  - Software selectable 31 kHz internal oscillator
  - Power-Saving Sleep mode
  - Wide operating voltage range (2.0V-5.5V)
  - Industrial and Extended temperature range
  - Power-on Reset (POR)
  - Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR) with software control option
  - Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
  - Multiplexed Master Clear with pull-up/input pin
  - Programmable code protection
  - High-Endurance Flash/EEPROM cell:
    - 100,000 write Flash endurance
    - 1,000,000 write EEPROM endurance
    - Flash/Data EEPROM retention: > 40 years
- ### ● Low-Power Features:
- Standby Current:
    - <100 nA @ 2.0V, typical
  - Operating Current:
    - 11 uA @ 32 kHz, 2.0V, typical
    - 220 uA @ 4 MHz, 2.0V, typical
  - Watchdog Timer Current:
    - 1 uA @ 2.0V, typical

**● Peripheral Features**

- Liquid Crystal Display module:
  - Up to 60/96/168 pixel drive capability on 28/40/64-pin devices, respectively
  - Four commons
- Up to 24/35/53 I/O pins and 1 input-only pin:
  - High-current source/sink for direct LED drive
  - Interrupt-on-change pin
  - Individually programmable weak pull-ups
- In-Circuit Serial Programming (ICSP) via two pins
- Analog comparator module with:
  - Two analog comparators
  - Programmable on-chip voltage reference ( $V_{REF}$ ) module (% of  $V_{DD}$ )
  - Comparator inputs and outputs externally accessible
- A/D Converter:
  - 10-bit resolution and up to 8 channels
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Timer1 Gate (count enable)
  - Option to use OSC1 and OSC2 as Timer1 oscillator if INTOSCIO or LP mode is selected
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- Up to 2 Capture, Compare, PWM modules:
  - 16-bit Capture, max. resolution 12.5 ns
  - 16-bit Compare, max. resolution 200 ns
  - 10-bit PWM, max. frequency 20 kHz
- Synchronous Serial Port (SSP) with I2C

Device	Program Memory	Data Memory		I/O	10-bit A/D (ch)	LCD (segment drivers)	CCP	Timers 8/16-bit
	Flash (words/bytes)	SRAM (bytes)	EEPROM (bytes)					
DIF81F934	8K/14K	352	256	24	5	16 <sup>(1)</sup>	1	2/1




### Pin Diagram

DIF81F934 has three packages:

DIF81F934DI(28-pin DIP)

DIF81F934SI(28-pin SOP)

DIF81F934XI(28-pin SSOP)



DIFM Techninc

**Table 1.DIF81F934 28-PIN(DIP,SOIC,SSOP) SUMMARY**

I/O	Pin	A/D	LCD	Comparators	Timers	CCP	AUSART	SSP	Interrupt	Pull-Up	Basic
RA0	2	AN0	SEG12	C1-	—	—	—	—	—	—	—
RA1	3	AN1	SEG7	C2-	—	—	—	—	—	—	—
RA2	4	AN2/VREF-	COM2	C2+	—	—	—	—	—	—	—
RA3	5	AN3/VREF+	SEG15/ COM3	C1+	—	—	—	—	—	—	—
RA4	6	—	SEG4	C1OUT	T0CKI	—	—	—	—	—	—
RA5	7	—	SEG5	C2OUT	—	—	—	SS	—	—	—
RA6	10	—	—	—	T1OSO	—	—	—	—	—	OSC2/CLKOUT
RA7	9	—	—	—	T1OSI	—	—	—	—	—	OSC1/CLKIN
RB0	21	—	SEG0	—	—	—	—	—	INT	Y	—
RB1	22	—	SEG1	—	—	—	—	—	—	Y	—
RB2	23	—	SEG2	—	—	—	—	—	—	Y	—
RB3	24	—	SEG3	—	—	—	—	—	—	Y	—
RB4	25	—	COM0	—	—	—	—	—	IOC	Y	—
RB5	26	—	COM1	—	—	—	—	—	IOC	Y	—
RB6	27	—	SEG14	—	—	—	—	—	IOC	Y	ICSPCLK/ICDCK
RB7	28	—	SEG13	—	—	—	—	—	IOC	Y	ICSPDAT/ICDDAT
RC0	11	—	VLCD1	—	—	—	—	—	—	—	—
RC1	12	—	VLCD2	—	—	—	—	—	—	—	—
RC2	13	—	VLCD3	—	—	—	—	—	—	—	—
RC3	14	—	SEG6	—	—	—	—	—	—	—	—
RC4	15	—	SEG11	—	T1G	—	—	SDO	—	—	—
RC5	16	—	SEG10	—	T1CKI	CCP1	—	—	—	—	—
RC6	17	—	SEG9	—	—	—	TX/CK	SCK/SCL	—	—	—
RC7	18	—	SEG8	—	—	—	RX/DT	SDI/SDA	—	—	—
RE3	1	—	—	—	—	—	—	—	—	Y <sup>(1)</sup>	MCLR/VPP
—	20	—	—	—	—	—	—	—	—	—	VDD
—	8	—	—	—	—	—	—	—	—	—	VSS
—	19	—	—	—	—	—	—	—	—	—	VSS

**Note 1:** Pull-up activated only with external MCLR configuration.



### CPU Kernel

### DEVICE OVERVIEW

The DIF81F934 devices are covered by this data sheet. They are available in 28-pin packages. **Figure 1** shows a block diagram of the DIF81F934 device. **Table 2** shows the pinout descriptions.




Figure 1. DIF81F934 BLOCK DIAGRAM



Table 2.DIF81F934 PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1-/SEG12	RA0	TTL	CMOS	General purpose I/O.
	AN0	AN	—	Analog input Channel 0.
	C1-	AN	—	Comparator 1 negative input.
	SEG12	—	AN	LCD analog output.
RA1/AN1/C2-/SEG7	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	—	Analog input Channel 1.
	C2-	AN	—	Comparator 2 negative input.
	SEG7	—	AN	LCD analog output.
RA2/AN2/C2+/VREF-/COM2	RA2	TTL	CMOS	General purpose I/O.
	AN2	AN	—	Analog input Channel 2.
	C2+	AN	—	Comparator 2 positive input.
	VREF-	AN	—	External A/D Voltage Reference – negative.
	COM2	—	AN	LCD analog output.
RA3/AN3/C1+/VREF+/COM3 <sup>(1)</sup> /SEG15	RA3	TTL	CMOS	General purpose I/O.
	AN3	AN	—	Analog input Channel 3.
	C1+	AN	—	Comparator 1 positive input.
	VREF+	AN	—	External A/D Voltage Reference – positive.
	COM3 <sup>(1)</sup>	—	AN	LCD analog output.
	SEG15	—	AN	LCD analog output.
RA4/C1OUT/T0CKI/SEG4	RA4	TTL	CMOS	General purpose I/O.
	C1OUT	—	CMOS	Comparator 1 output.
	T0CKI	ST	—	Timer0 clock input.
	SEG4	—	AN	LCD analog output.
RA5/AN4/C2OUT/SS/SEG5	RA5	TTL	CMOS	General purpose I/O.
	AN4	AN	—	Analog input Channel 4.
	C2OUT	—	CMOS	Comparator 2 output.
	SS	TTL	—	Slave select input.
	SEG5	—	AN	LCD analog output.
RA6/OSC2/CLKOUT/T1OSO	RA6	TTL	CMOS	General purpose I/O.
	OSC2	—	XTAL	Crystal/Resonator.
	CLKOUT	—	CMOS	Tosc/4 reference clock.
	T1OSO	—	XTAL	Timer1 oscillator output.
RA7/OSC1/CLKIN/T1OSI	RA7	TTL	CMOS	General purpose I/O.
	OSC1	XTAL	—	Crystal/Resonator.
	CLKIN	ST	—	Clock input.
	T1OSI	XTAL	—	Timer1 oscillator input.
RB0/INT/SEG0	RB0	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	INT	ST	—	External interrupt pin.
	SEG0	—	AN	LCD analog output.

**Legend:** AN = Analog input or output    CMOS = CMOS compatible input or output    OD = Open Drain  
TTL = TTL compatible input    ST = Schmitt Trigger input with CMOS levels    P = Power  
HV = High Voltage    XTAL = Crystal

**Note 1:** COM3 is available on RA3 for the DIF81F934 and on RD0 for the DIF81F934 and DIF81F964S.

**2:** Pins available on DIF81F934 and DIF81F964S only.

**3:** Pins available on DIF81F964S only.

**4:** I2C Schmitt trigger inputs have special input levels.





Name	Function	Input Type	Output Type	Description
RB1/SEG1	RB1	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	SEG1	—	AN	LCD analog output.
RB2/SEG2	RB2	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	SEG2	—	AN	LCD analog output.
RB3/SEG3	RB3	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	SEG3	—	AN	LCD analog output.
RB4/COM0	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	COM0	—	AN	LCD analog output.
RB5/COM1	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	COM1	—	AN	LCD analog output.
RB6/ICSPCLK/ICDCK/SEG14	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPCLK	ST	—	ICSP clock.
	ICDCK	ST	—	ICD clock.
	SEG14	—	AN	LCD analog output.
RB7/ICSPDAT/ICDDAT/SEG13	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP Data I/O.
	ICDDAT	ST	CMOS	ICD Data I/O.
	SEG13	—	AN	LCD analog output.
RC0/VLCD1	RC0	ST	CMOS	General purpose I/O.
	VLCD1	AN	—	LCD analog input.
RC1/VLCD2	RC1	ST	CMOS	General purpose I/O.
	VLCD2	AN	—	LCD analog input.
RC2/VLCD3	RC2	ST	CMOS	General purpose I/O.
	VLCD3	AN	—	LCD analog input.
RC3/SEG6	RC3	ST	CMOS	General purpose I/O.
	SEG6	—	AN	LCD analog output.
RC4/T1G/SDO/SEG11	RC4	ST	CMOS	General purpose I/O.
	T1G	ST	—	Timer1 gate input.
	SDO	—	CMOS	Serial data output.
	SEG11	—	AN	LCD analog output.
RC5/T1CKI/CCP1/SEG10	RC5	ST	CMOS	General purpose I/O.
	T1CKI	ST	—	Timer1 clock input.
	CCP1	ST	CMOS	Capture 1 input/Compare 1 output/PWM 1 output.
	SEG10	—	AN	LCD analog output.

**Legend:** AN = Analog input or output    CMOS = CMOS compatible input or output    OD = Open Drain  
TTL = TTL compatible input    ST = Schmitt Trigger input with CMOS levels    P = Power  
HV = High Voltage    XTAL = Crystal

**Note 1:** COM3 is available on RA3 for the DIF81F934 and on RD0 for the DIF81F934 and DIF81F964S.

- 2: Pins available on DIF81F934 and DIF81F964S only.
- 3: Pins available on DIF81F964S only.
- 4: I2C Schmitt trigger inputs have special input levels.



Name	Function	Input Type	Output Type	Description
RC6/TX/CK/SCK/SCL/SEG9	RC6	ST	CMOS	General purpose I/O.
	TX	—	CMOS	USART asynchronous serial transmit.
	CK	ST	CMOS	USART synchronous serial clock.
	SCK	ST	CMOS	SPI clock.
	SCL	ST(4)	OD	I <sup>2</sup> C clock.
	SEG9	—	AN	LCD analog output.
RC7/RX/DT/SDI/SDA/SEG8	RC7	ST	CMOS	General purpose I/O.
	RX	ST	—	USART asynchronous serial receive.
	DT	ST	CMOS	USART synchronous serial data.
	SDI	ST	CMOS	SPI data input.
	SDA	ST(4)	OD	I <sup>2</sup> C data.
	SEG8	—	AN	LCD analog output.
RD0/COM3 <sup>(1, 2)</sup>	RD0	ST	CMOS	General purpose I/O.
	COM3	—	AN	LCD analog output.
RD1 <sup>(2)</sup>	RD1	ST	CMOS	General purpose I/O.
RD2/CCP2 <sup>(2)</sup>	RD2	ST	CMOS	General purpose I/O.
	CCP2	ST	CMOS	Capture 2 input/Compare 2 output/PWM 2 output.
RD3/SEG16 <sup>(2)</sup>	RD3	ST	CMOS	General purpose I/O.
	SEG16	—	AN	LCD analog output.
RD4/SEG17 <sup>(2)</sup>	RD4	ST	CMOS	General purpose I/O.
	SEG17	—	AN	LCD analog output.
RD5/SEG18 <sup>(2)</sup>	RD5	ST	CMOS	General purpose I/O.
	SEG18	—	AN	LCD analog output.
RD6/SEG19 <sup>(2)</sup>	RD6	ST	CMOS	General purpose I/O.
	SEG19	—	AN	LCD analog output.
RD7/SEG20 <sup>(2)</sup>	RD7	ST	CMOS	General purpose I/O.
	SEG20	—	AN	LCD analog output.
RE0/AN5/SEG21 <sup>(2)</sup>	RE0	ST	CMOS	General purpose I/O.
	AN5	AN	—	Analog input Channel 5.
	SEG21	—	AN	LCD analog output.
RE1/AN6/SEG22 <sup>(2)</sup>	RE1	ST	CMOS	General purpose I/O.
	AN6	AN	—	Analog input Channel 6.
	SEG22	—	AN	LCD analog output.
RE2/AN7/SEG23 <sup>(2)</sup>	RE2	ST	CMOS	General purpose I/O.
	AN7	AN	—	Analog input Channel 7.
	SEG23	—	AN	LCD analog output.
RE3/MCLR/VPP	RE3	ST	—	Digital input only.
	MCLR	ST	—	Master Clear with internal pull-up.
	VPP	HV	—	Programming voltage.

**Legend:** AN = Analog input or output    CMOS = CMOS compatible input or output    OD = Open Drain  
TTL = TTL compatible input    ST = Schmitt Trigger input with CMOS levels    P = Power  
HV = High Voltage    XTAL = Crystal

**Note 1:** COM3 is available on RA3 for the DIF81F934 and on RD0 for the DIF81F934 and DIF81F964S.

**2:** Pins available on DIF81F934 and DIF81F964S only.

**3:** Pins available on DIF81F964S only.

**4:** I2C Schmitt trigger inputs have special input levels.



Name	Function	Input Type	Output Type	Description
RE4/SEG24 <sup>(3)</sup>	RE4	ST	CMOS	General purpose I/O.
	SEG24	—	AN	LCD analog output.
RE5/SEG25 <sup>(3)</sup>	RE5	ST	CMOS	General purpose I/O.
	SEG25	—	AN	LCD analog output.
RE6/SEG26 <sup>(3)</sup>	RE6	ST	CMOS	General purpose I/O.
	SEG26	—	AN	LCD analog output.
RE7/SEG27 <sup>(3)</sup>	RE7	ST	CMOS	General purpose I/O.
	SEG27	—	AN	LCD analog output.
RF0/SEG32 <sup>(3)</sup>	RF0	ST	CMOS	General purpose I/O.
	SEG32	—	AN	LCD analog output.
RF1/SEG33 <sup>(3)</sup>	RF1	ST	CMOS	General purpose I/O.
	SEG33	—	AN	LCD analog output.
RF2/SEG34 <sup>(3)</sup>	RF2	ST	CMOS	General purpose I/O.
	SEG34	—	AN	LCD analog output.
RF3/SEG35 <sup>(3)</sup>	RF3	ST	CMOS	General purpose I/O.
	SEG35	—	AN	LCD analog output.
RF4/SEG28 <sup>(3)</sup>	RF4	ST	CMOS	General purpose I/O.
	SEG28	—	AN	LCD analog output.
RF5/SEG29 <sup>(3)</sup>	RF5	ST	CMOS	General purpose I/O.
	SEG29	—	AN	LCD analog output.
RF6/SEG30 <sup>(3)</sup>	RF6	ST	CMOS	General purpose I/O.
	SEG30	—	AN	LCD analog output.
RF7/SEG31 <sup>(3)</sup>	RF7	ST	CMOS	General purpose I/O.
	SEG31	—	AN	LCD analog output.
RG0/SEG36 <sup>(3)</sup>	RG0	ST	CMOS	General purpose I/O.
	SEG36	—	AN	LCD analog output.
RG1/SEG37 <sup>(3)</sup>	RG1	ST	CMOS	General purpose I/O.
	SEG37	—	AN	LCD analog output.
RG2/SEG38 <sup>(3)</sup>	RG2	ST	CMOS	General purpose I/O.
	SEG38	—	AN	LCD analog output.
RG3/SEG39 <sup>(3)</sup>	RG3	ST	CMOS	General purpose I/O.
	SEG39	—	AN	LCD analog output.
RG4/SEG40 <sup>(3)</sup>	RG4	ST	CMOS	General purpose I/O.
	SEG10	—	AN	LCD analog output.
RG5/SEG41 <sup>(3)</sup>	RG5	ST	CMOS	General purpose I/O.
	SEG41	—	AN	LCD analog output.
AVDD <sup>(3)</sup>	AVDD	P	—	Analog power supply for microcontroller.
AVSS <sup>(3)</sup>	AVSS	P	—	Analog ground reference for microcontroller.
VDD	VDD	P	—	Power supply for microcontroller.
VSS	VSS	P	—	Ground reference for microcontroller.

**Legend:** AN = Analog input or output    CMOS = CMOS compatible input or output    OD = Open Drain  
TTL = TTL compatible input    ST = Schmitt Trigger input with CMOS levels    P = Power  
HV = High Voltage    XTAL = Crystal

**Note 1:** COM3 is available on RA3 for the DIF81F934 and on RD0 for the DIF81F934 and DIF81F964S.

**2:** Pins available on DIF81F934 and DIF81F964S only.

**3:** Pins available on DIF81F964S only.

**4:** I2C Schmitt trigger inputs have special input levels.



### MEMORY ORGANIZATION

#### Program Memory Organization

The DIF81F934 has a 13-bit program counter capable of addressing an 8K x 14 program memory space for the DIF81F934. The Reset vector is at 0000h and the interrupt vector is at 0004h.




Figure 2.PROGRAM MEMORY MAP AND STACK FOR THE DIF81F934

#### Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). Bits RP0 and RP1 are bank select bits.

RP1	RP0		
0	0	→	Bank 0 is selected
0	1	→	Bank 1 is selected
1	0	→	Bank 2 is selected
1	1	→	Bank 3 is selected

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.



## GENERAL PURPOSE REGISTER FILE

The register file is organized as 352 x 8 bits in the DIF81F934. Each register is accessed either directly or indirectly through the File Select Register (FSR).

### SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device. These registers are static RAM.

The Special Function Registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

File Address	File Address	File Address	File Address
Indirect addr. <sup>(1)</sup> 00h	Indirect addr. <sup>(1)</sup> 80h	Indirect addr. <sup>(1)</sup> 100h	Indirect addr. <sup>(1)</sup> 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h	WDTCON 105h	185h
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h	LCDCON 107h	187h
08h	88h	LCDPS 108h	188h
PORTE 09h	TRISE 89h	LVDCON 109h	189h
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATL 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADRL 10Dh	EECON2 <sup>(1)</sup> 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved 18Eh
TMR1H 0Fh	OSCCON 8Fh	EEADRH 10Fh	Reserved 18Fh
T1CON 10h	OSCTUNE 90h	LCDDATA0 110h	General Purpose Register <sup>(2)</sup> 96 Bytes
TMR2 11h	ANSEL 91h	LCDDATA1 111h	
T2CON 12h	PR2 92h	112h	
SSPBUF 13h	SSPADD 93h	LCDDATA3 113h	
SSPCON 14h	SSPSTAT 94h	LCDDATA4 114h	
CCPR1L 15h	WPUB 95h	115h	
CCPR1H 16h	IOCB 96h	LCDDATA6 116h	
CCP1CON 17h	CMCON1 97h	LCDDATA7 117h	
RCSTA 18h	TXSTA 98h	118h	
TXREG 19h	SPBRG 99h	LCDDATA9 119h	
RCREG 1Ah	9Ah	LCDDATA10 11Ah	
1Bh	9Bh	11Bh	
1Ch	CMCON0 9Ch	LCDSE0 11Ch	
1Dh	VRCON 9Dh	LCDSE1 11Dh	
ADRESH 1Eh	ADRESL 9Eh	11Eh	
ADCON0 1Fh	ADCON1 9Fh	11Fh	
20h	A0h	120h	
General Purpose Register 96 Bytes	General Purpose Register 80 Bytes	General Purpose Register 80 Bytes	
7Fh	EFh	16Fh	1EFh
	accesses 70h-7Fh FFh	accesses 70h-7Fh 17Fh	accesses 70h-7Fh 1FFh
Bank 0	Bank 1	Bank 2	Bank 3

Figure 3. DIF81F934 SPECIAL FUNCTION REGISTERS

■ Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.



Table 3. DIF81F934 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
<b>Bank 0</b>										
00h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								xxxx xxxx
01h	TMR0	Timer0 Module Register								xxxx xxxx
02h	PCL	Program Counter's (PC) Least Significant Byte								0000 0000
03h	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxxx
04h	FSR	Indirect Data Memory Address Pointer								xxxx xxxx
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx
08h	PORTD <sup>(2)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx
09h	PORTE	RE7 <sup>(3)</sup>	RE6 <sup>(3)</sup>	RE5 <sup>(3)</sup>	RE4 <sup>(3)</sup>	RE3	RE2 <sup>(2)</sup>	RE1 <sup>(2)</sup>	RE0 <sup>(2)</sup>	xxxx xxxx
0Ah	PCLATH	—	—	—	Write Buffer for upper 5 bits of Program Counter					---0 0000
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	—	LVDIF	—	CCP2IF <sup>(2)</sup>	0000 -0-0
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1								xxxx xxxx
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1								xxxx xxxx
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	$\overline{T1SYNC}$	TMR1CS	TMR1ON	0000 0000
11h	TMR2	Timer2 Module Register								0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)								xxxx xxxx
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)								xxxx xxxx
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
19h	TXREG	USART Transmit Data Register								0000 0000
1Ah	RCREG	USART Receive Data Register								0000 0000
1Bh <sup>(2)</sup>	CCPR2L	Capture/Compare/PWM Register 2 (LSB)								xxxx xxxx
1Ch <sup>(2)</sup>	CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx xxxx
1Dh <sup>(2)</sup>	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000
1Eh	ADRESH	A/D Result Register High Byte								xxxx xxxx
1Fh	ADCON0	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	$\overline{GO/DONE}$	ADON	0000 0000

**Legend:** - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

**2:** forced '0' on DIF81F934.

**3:** forced to '0' on DIF81F934.



Table 4.DIF81F934 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
<b>Bank 1</b>										
80h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								xxxx xxxx
81h	OPTION_REG	RBP <sub>U</sub>	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111
82h	PCL	Program Counter's (PC) Least Significant Byte								0000 0000
83h	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxx
84h	FSR	Indirect Data Memory Address Pointer								xxxx xxxx
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111
88h	TRISD <sup>(3)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111
89h	TRISE	TRISE7 <sup>(2)</sup>	TRISE6 <sup>(2)</sup>	TRISE5 <sup>(2)</sup>	TRISE4 <sup>(2)</sup>	TRISE3 <sup>(5)</sup>	TRISE2 <sup>(3)</sup>	TRISE1 <sup>(3)</sup>	TRISE0 <sup>(3)</sup>	1111 1111
8Ah	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter				---	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	—	LVDIE	—	CCP2IE <sup>(3)</sup>	0000 -0-0
8Eh	PCON	—	—	—	SBOREN	—	—	POR	BOR	---1 --qq
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS <sup>(4)</sup>	HTS	LTS	SCS	-110 q000
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	---0 0000
91h	ANSEL	ANS7 <sup>(3)</sup>	ANS6 <sup>(3)</sup>	ANS5 <sup>(3)</sup>	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111
92h	PR2	Timer2 Period Register								1111 1111
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register								0000 0000
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000
95h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111
96h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—	—	—	0000 ----
97h	CMCON1	—	—	—	—	—	—	T1GSS	C2SYNC	---- --10
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010
99h	SPBRG	SPBRG7	SPBRG6	SPBRG5	SPBRG4	SPBRG3	SPBRG2	SPBRG1	SPBRG0	0000 0000
9Ah	—	Unimplemented								—
9Bh	—	Unimplemented								—
9Ch	CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000
9Dh	VRCON	VREN	—	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000
9Eh	ADRESL	A/D Result Register Low Byte								xxxx xxxx
9Fh	ADCON1	—	ADCS2	ADCS1	ADCS0	—	—	—	—	-000 ----

**Legend:** - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** Other (NON Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

**2:** forced '0' on DIF81F934.

**3:** forced '0' on DIF81F934.

**4:** The value of the OSTS bit is dependent on the value of the Configuration Word (CONFIG) of the device.

**5:** Bit is read-only; TRISE3 = 1 always.





**Table 5. DIF81F934 SPECIAL FUNCTION REGISTERS SUMMARY BANK 2**

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
<b>Bank 2</b>										
100h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								xxxx xxxx
101h	TMR0	Timer0 Module Register								xxxx xxxx
102h	PCL	Program Counter's (PC) Least Significant Byte								0000 0000
103h	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxx
104h	FSR	Indirect Data Memory Address Pointer								xxxx xxxx
105h	WDTCON	—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	--0 1000
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx
107h	LCDCON	LCDEN	$\overline{SLPEN}$	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011
108h	LCDPS	WFT	BIASMD	LCD A	WA	LP3	LP2	LP1	LP0	0000 0000
109h	LVDCON	—	—	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	--00 -100
10Ah	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter				--0 0000	
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x
10Ch	EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDATL1	EEDATL0	0000 0000
10Dh	EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	0000 0000
10Eh	EEDATH	—	—	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	--00 0000
10Fh	EEADRH	—	—	—	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	--00 0000
110h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	xxxx xxxx
111h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	xxxx xxxx
112h	LCDDATA2 <sup>(2)</sup>	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	xxxx xxxx
113h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	xxxx xxxx
114h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	xxxx xxxx
115h	LCDDATA5 <sup>(2)</sup>	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	xxxx xxxx
116h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	xxxx xxxx
117h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	xxxx xxxx
118h	LCDDATA8 <sup>(2)</sup>	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	xxxx xxxx
119h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	xxxx xxxx
11Ah	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	xxxx xxxx
11Bh	LCDDATA11 <sup>(2)</sup>	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	xxxx xxxx
11Ch	LCDSE0 <sup>(3)</sup>	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000
11Dh	LCDSE1 <sup>(3)</sup>	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000
11Eh	LCDSE2 <sup>(2,3)</sup>	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000
11Fh	—	Unimplemented								—

**Legend:** - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** Other (NON Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

**2:** This register is only initialized by a POR or BOR reset and is unchanged by other Resets.





**Table 6. DIF81F934 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3**

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
<b>Bank 3</b>										
180h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								xxxx xxxx
181h	OPTION_REG	RBP $\overline{U}$	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111
182h	PCL	Program Counter (PC) Least Significant Byte								0000 0000
183h	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxx
184h	FSR	Indirect Data Memory Address Pointer								xxxx xxxx
185h	TRISF <sup>(3)</sup>	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111
187h	TRISG <sup>(3)</sup>	—	—	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	--11 1111
188h	PORTF <sup>(3)</sup>	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx xxxx
189h	PORTG <sup>(3)</sup>	—	—	RG5	RG4	RG3	RG2	RG1	RG0	--xx xxxx
18Ah	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter				---	0000
18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	0--- x000
18Dh	EECON2	EEPROM Control Register 2 (not a physical register)								---- ----
18Eh	—	Reserved								—
18Fh	—	Reserved								—
190h	LCDDATA12 <sup>(3)</sup>	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0	xxxx xxxx
191h	LCDDATA13 <sup>(3)</sup>	SEG39 COM0	SEG38 COM0	SEG37 COM0	SEG36 COM0	SEG35 COM0	SEG34 COM0	SEG33 COM0	SEG32 COM0	xxxx xxxx
192h	LCDDATA14 <sup>(3)</sup>	—	—	—	—	—	—	SEG41 COM0	SEG40 COM0	---- --xx
193h	LCDDATA15 <sup>(3)</sup>	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1	xxxx xxxx
194h	LCDDATA16 <sup>(3)</sup>	SEG39 COM1	SEG38 COM1	SEG37 COM1	SEG36 COM1	SEG35 COM1	SEG34 COM1	SEG33 COM1	SEG32 COM1	xxxx xxxx
195h	LCDDATA17 <sup>(3)</sup>	—	—	—	—	—	—	SEG41 COM1	SEG40 COM1	---- --xx
196h	LCDDATA18 <sup>(3)</sup>	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2	xxxx xxxx
197h	LCDDATA19 <sup>(3)</sup>	SEG39 COM2	SEG38 COM2	SEG37 COM2	SEG36 COM2	SEG35 COM2	SEG34 COM2	SEG33 COM2	SEG32 COM2	xxxx xxxx
198h	LCDDATA20 <sup>(3)</sup>	—	—	—	—	—	—	SEG41 COM2	SEG40 COM2	---- --xx
199h	LCDDATA21 <sup>(3)</sup>	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3	xxxx xxxx
19Ah	LCDDATA22 <sup>(3)</sup>	SEG39 COM3	SEG38 COM3	SEG37 COM3	SEG36 COM3	SEG35 COM3	SEG34 COM3	SEG33 COM3	SEG32 COM3	xxxx xxxx
19Bh	LCDDATA23 <sup>(3)</sup>	—	—	—	—	—	—	SEG41 COM3	SEG40 COM3	---- --xx
19Ch	LCDSE3 <sup>(2, 3)</sup>	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	0000 0000
19Dh	LCDSE4 <sup>(2, 3)</sup>	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	0000 0000
19Eh	LCDSE5 <sup>(2, 3)</sup>	—	—	—	—	—	—	SE41	SE40	---- --00
19Fh	—	Unimplemented								—

**Legend:** - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** Other (NON Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

**2:** This register is only initialized by a POR or BOR reset and is unchanged by other Resets.




## ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings(†)

Ambient temperature under bias.....	-40°C to+125°C
Storage temperature.....	-65°C to+150°C
Voltage on VDD with respect to VSS.....	-0.3to+6.5V
Voltage on MCLR with respect to Vss.....	-0.3to +13.5V
Voltage on all other pins with respect to VSS.....	-0.3V to (VDD + 0.3V)
Total power dissipation (1).....	800mW
Maximum current out of V <sub>SS</sub> pin.....	95mA
Maximum current into V <sub>DD</sub> pin.....	95mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> ).....	± 20 mA
Output clamp current, I <sub>OK</sub> (V <sub>o</sub> < 0 or V <sub>o</sub> >V <sub>DD</sub> ).....	± 20 mA
Maximum output current sunk by any I/O pin.....	25 mA
Maximum output current sourced by any I/O pin.....	25 mA
Maximum current sunk by PORTA, PORTB and PORTC .....	90mA
Maximum current sourced PORTA, PORTB and PORTC .....	90mA


**Note 1:** Power dissipation is calculated as follows:  $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$ .

**NOTICE:** Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



**Figure 4.** DIF81F934 VOLTAGE-FREQUENCY GRAPH,  $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$

**Note 1:** The shaded region indicates the permissible combinations of voltage and frequency



**Figure 5.** HFINTOSC FREQUENCY ACCURACY OVER DEVICE V<sub>DD</sub> AND TEMPERATURE



## DC Characteristics: DIF81F934

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
			Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended				
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
D001 D001C D001D	VDD	<b>Supply Voltage</b>	2.0 2.0 3.0 4.5	— — — —	5.5 5.5 5.5 5.5	V V V V	Fosc $\leq$ 8 MHz: HFINTOSC, EC Fosc $\leq$ 4 MHz Fosc $\leq$ 10 MHz Fosc $\leq$ 20 MHz
D002*	VDR	<b>RAM Data Retention Voltage<sup>(1)</sup></b>	1.5	—	—	V	Device in Sleep mode
D003	VPOR	<b>VDD Start Voltage</b> to ensure internal Power-on Reset signal	—	VSS	—	V	
D004*	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	—	—	V/ms	

\* These parameters are characterized but not tested.


† Data in "Type" column is at 5.0V, 25° C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.



### Package Details

DIF81F934DI, 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [DIP]



Dimension Limits	Units	INCHES		
		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	.100 BSC		
Top to Seating Plane	A	—	—	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	—	—
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	—	—	.430





**Notes:**

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.



DIF81F934SI, 28-Lead Plastic Small Outline (SO)-Wide, 7.50 mm Body [SOIC]



Dimension	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	1.27 BSC		
Overall Height	A	–	–	2.65
Molded Package Thickness	A2	2.05	–	–
Standoff §	A1	0.10	–	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	–	0.75
Foot Length	L	0.40	–	1.27
Footprint	L1	1.40 REF		
Foot Angle Top		0°	–	8°
Lead Thickness	c	0.18	–	0.33
Lead Width	b	0.31	–	0.51
Mold Draft Angle Top		5°	–	15°
Mold Draft Angle Bottom		5°	–	15°

Notes:


- Pin 1 visual index feature may vary, but must be located with the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.



DIF81F934XI, 28-Lead Plastic Shrink Small Outline (SS)-5.30 mm Body [SSOP]



Dimension	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	0.65 BSC		
Overall Height	A	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	c	0.09	-	0.25
Foot Angle	$\phi$	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

- Pin 1 visual index feature may vary, but must be located with the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.